# SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, Masato Takita, a citizen of Japan residing at Kawasaki, Japan, Shinichi Yamada, a citizen of Japan residing at Kawasaki, Japan and Masato Matsumiya, a citizen of Japan residing at Kawasaki, Japan have invented certain new and useful improvements in

SEMICONDUCTOR MEMORY DEVICE BASED ON DUMMY-CELL METHOD

of which the following is a specification:-

#### TITLE OF THE INVENTION

10

15

SEMICONDUCTOR MEMORY DEVICE BASED ON DUMMY-CELL METHOD

## 5 CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2002-268762 filed on September 13, 2002, with the Japanese Patent Office, the entire contents of which are incorporated herein by reference.

# BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to semiconductor memory devices, and particularly relates to a semiconductor memory device that operates based on the dummy-cell method.

2. Description of the Related Art

In DRAMs (dynamic random access memories), a pair of bit lines are precharged to a middle potential between the power-supply potential and the ground potential, followed by reading data to one of the bit lines, and then amplifying a potential

difference between the paired bit lines by use of a sense amplifier so as to sense the data. With the lowering of power-supply potential in recent years, it becomes increasingly difficult to generate a stable middle potential between the power-supply

optential and the ground potential. Some technologies have thus been developed to use either a power-supply potential or a ground potential as a precharge potential. A method of reading data in such technologies includes a dummy-cell method.

Fig. 1 is a circuit diagram showing the peripheral circuitry of memory cells operating according to the dummy-cell method.

In the construction of Fig. 1, a pair of bit lines BL and /BL are connected to a sense amplifier 11. The amplification function of the sense amplifier 11 amplifies and holds a differential potential appearing between the bit Each of the bit lines BL and /BL lines BL and /BL. are coupled to memory cells, each of which includes a transistor 12 driven by a word-line potential and a memory cell capacitor 13 for storing data as 10 electric charge. Word lines wl00 through wl(n) correspond to respective word addresses. the bit lines BL and /BL is connected to a single dummy cell. The dummy cell includes a transistor 14 driven by a dummy word line, a dummy cell capacitor 15 15 for storing data as electric charge, and a transistor 16 for precharging the dummy cell capacitor 15. When the transistor 16 becomes conductive by a dummy cell precharging line dcp, a potential vdc is supplied to the dummy cell 20 capacitor 15.

Fig. 2 is a timing chart for explaining a data read operation according to the dummy-cell method.

A bit line bl (collectively representing both of the bit lines BL and /BL) is precharged to a 25 power-supply potential, for example. At timing t1, the dummy cell precharging line dcp is set to HIGH to disconnect the dummy cell capacitor 15 from the potential vdc, thereby finishing precharging of the 30 data-storage node of the dummy cell. At timing t2, the dummy word line dwl is activated (changed to LOW) so as to change the potential of one of the bit lines according to the potential of the dummy cell capacitor 15. At timing t3, the word line 21 is activated (changed to LOW) so as to change the 35 potential of the other bit line according to the potential of the memory cell capacitor 13.

t2 and timing t3 may be reversed in order, or may be simultaneous. The sense amplifier 11 amplifies a minute potential difference between the bit lines, thereby sending the data.

5 The bits lines are precharged to the power-supply potential, so that a bit line on which data appears does not exhibit a potential change when HIGH data is being read. In order to achieve proper data reading even in such a case, a potential 10 on the other bit line is dropped by use of a dummy cell, and a resulting differential potential is then amplified to sense the data. The drop of a potential on the bit line caused by the dummy cell needs to be set such that a drop from the power-15 supply potential is sufficient for sensing of HIGH data, and such that the drop is sufficiently smaller, for sensing of LOW data, than a potential drop on the other bit line that is caused by the LOW data. The dummy cell capacitance is set smaller than the 20 memory cell capacitance. With this provision, a potential difference is generated even when data having the same potential are stored in the dummy cell and the memory cell.

a DRAM suffers gradual loss of data stored in the memory cell capacitor with elapsing of time. Because of this, there is a need to perform constant rewriting operations (refresh operations) for the purpose of retaining the stored data. The dummy cell is disconnected from the bit line at timing t4 by deactivation of the dummy word line dwl. At timing t5, then, the dummy cell precharging line dcp is activated (changed to LOW), thereby writing the set potential vdc. This is referred to as dummy-cell precharge.

Conventionally, the transistor 16 is kept conductive while there is no access to a cell block, thereby constantly writing the set potential to the

data storage node of the dummy cell. This is because there was a belief that it is preferable to constantly apply the set potential during the period of no access since the small dummy cell capacitor suffers high-speed loss of stored electric charge.

The shorter the intervals of access to the bit lines, the shorter the precharge time of the dummy cell becomes. This makes it difficult to set a sufficient set potential to the dummy cell. If the access intervals are sufficiently long, on the other hand, a sufficient precharge time ensures that the data storage node of the dummy cell is set to the desired set potential. In this manner, the actual potential of the dummy cell varies, depending on the intervals at which access is made to the bit lines. As a result, the reference potential for data read operation fluctuates, depending on the access intervals, thereby giving rise to a problem in that a data-read margin is reduced.

Accordingly, there is a need for a semiconductor memory device operating based on the dummy-cell method in which a stable read operation is achieved regardless of access intervals.

[List of Related Documents]

- 1. Japanese Patent Application Publication No. 5-28762
- 2. Japanese Patent Application Publication No. 11-238387

### SUMMARY OF THE INVENTION

5

10

1.5

20

25

It is a general object of the present
invention to provide a semiconductor memory device
that substantially obviates one or more problems
caused by the limitations and disadvantages of the
related art.

Features and advantages of the present
invention will be presented in the description which
follows, and in part will become apparent from the
description and the accompanying drawings, or may be

learned by practice of the invention according to the teachings provided in the description. Objects as well as other features and advantages of the present invention will be realized and attained by a semiconductor memory device particularly pointed out in the specification in such full, clear, concise, and exact terms as to enable a person having ordinary skill in the art to practice the invention.

To achieve these and other advantages in 10 accordance with the purpose of the invention, the invention provides a semiconductor memory device, including a plurality of bit line pairs, each of which includes a first bit line and a second bit line, a plurality of memory cells which are coupled 15 to said first bit line, and store electric charge in capacitors, a dummy cell which is coupled to a second bit line, and is charged with a predetermined potential, a sense amplifier which amplifies a potential difference between the first bit line and 20 the second bit line, and a control circuit which charges said dummy cell with the predetermined potential only for a fixed time period.

The semiconductor memory device described above finishes the precharging of the dummy cell after a predetermined time period, so that the time length of precharging of the dummy cell stays constant regardless of the length of access intervals. This achieves a stable read operation irrespective of access intervals.

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

### 35 BRIEF DESCRIPTION OF THE DRAWINGS

25

Fig. 1 is a circuit diagram showing the peripheral circuitry of memory cells operating

according to the dummy-cell method;

Fig. 2 is a timing chart for explaining a data read operation according to the dummy-cell method;

Fig. 3 is a timing chart for explaining the fundamental operation of dummy-cell precharge according to the present invention;

Fig. 4 is a block diagram showing a first embodiment of a semiconductor memory device according to the present invention;

Fig. 5 is a circuit diagram showing a general construction of a dummy cell refresh timer;

Fig. 6 is a circuit diagram showing an example of a circuit that blocks a signal EN

15 according to an access state;

10

20

Fig. 7 is a block diagram showing a second embodiment of a semiconductor memory device according to the present invention;

Fig. 8 is a circuit diagram showing an example of a refresh timer;

Fig. 9 is a block diagram showing a third embodiment of a semiconductor memory device according to the present invention;

Fig. 10 is a circuit diagram showing an 25 example of an address counter;

Fig. 11 is a circuit diagram showing another example of the address counter;

Fig. 12 is an illustrative drawing showing the block configuration of a memory cell array;

Fig. 13 is a circuit diagram of a circuit that generates signals for controlling word lines, dummy word lines, dummy cell precharging lines, and sense amplifiers; and

Fig. 14 is a timing chart for explaining 35 the operation of the circuit of Fig. 13.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

10

25

30

In the following, embodiments of the present invention will be described with reference to the accompanying drawings.

Fig. 3 is a timing chart for explaining the fundamental operation of dummy-cell precharge according to the present invention.

In the timing chart of the related-art read operation as shown in Fig. 2, the dummy cell precharging line dcp is kept in an activated state for precharging of the dummy cell until timing t1, which comes immediately prior to timing t2, at which the dummy word line dwl is activated for the start of access operation. Further, the dummy cell

precharging line dcp is activated to start precharging the dummy cell at timing t5, which comes immediately after timing t4, at which the dummy word line dwl is deactivated. Thereafter, the precharging of the dummy cell continues until next access is performed.

In the dummy precharging operation of the invention as shown in Fig. 3, on the other hand, the precharging of the dummy cell comes to an end by the deactivation of the dummy cell precharging line dcp at timing t7, which marks an end of a predetermined time period after the start of precharging the dummy cell. In this manner, the present invention finishes the precharging of the dummy cell after the predetermined time period, so that the time length of precharging of the dummy cell stays constant regardless of the length of access intervals. The

operating timing shown in Fig. 3 equally applies in the case of read operations as well as in the case

In the present invention, the precharging of the dummy cell may be performed simultaneously with the precharging of memory cells, or may be

of memory cell precharge operations.

```
Performed separately from the precharging of memory
                                                                                                                                                                                                                           Eig. 4 is a block diagram showing a first
                                                          embodiment of a semiconductor memory device
                                                                                                                                                                                                                                                                                     to semiconductor memory device timing

to semiconductor mirrorit 21

A semiconductor mirrorit 21
                                                                                                                                      includes a command latch circuit 21, a timing circuit 23, a memory core control control includes a circuit 24, an address control control circuit 24, an address an address latch circuit 24.
                                                                           according to the present invention.
                                                                                                               A semiconductor memory device 20 of faming a timing circuit 21 a timing circuit acommand latch circuit core control circuit acommand a memory core control circuit acommand a memory core control circuit acommand a memory core control circuit acommand acomm
                                                                                                                                                     control circuit 22, a memory an address control control circuit 26, an circuit an address and address an address and addr
                                                                                                                                                                         an address latch circuit 24, an address control X 24, an address 26, an X 26

an address latch address 28. a memory cell array 26

circuit 27. a y decoder 28. a decoder 27. a y decoder 27.
                                                                                                                                                                                           circuit 25, an address selecting circuit array 29, an address selecting circuit refresh circuit 25, an address 30, a memory cell refresh decoder 27, a y decoder 30, a memory cell decoder an IIO
                                   cells.
                                                                                                                                                                                                            decoder 27, a y decoder 30, a memory cell refresh remory cell refresh remory cell refresh remory cell refresh remory call refresh remory an I/O cantrol reli refresh rimer 32. a memory cell refresh refresh rimer 32. a memory cell refresh rimer 32. a memory cell refresh refresh rimer 32. a memory cell refresh refresh rimer 32. a memory cell r
                                                                                                                                                                                                                                an I/O control circuit 30, a memory cell refresh timer 32, a memory cell refresh timer cell address timer 31, a dummy cell and a dummy cell address counter 33 and a dummy cell address counter 33.
                                                                                                                                                                                                                                                  timer 31, a dummy cell refresh timer 32, a memory.

timer 31, a dummy cell refresh adummy cell address

cell address counter 33, and a counter 34

cell address counter 34
                                   5
                                                                                                                                                                                                                                                                                                            The command latch circuit 21 receives the the device, and the command latch circuit 21 receives the the device, and the command latch circuit 21 decodes the command latch circuit 21 receives
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      The command latch circuit 21 receives
                                                                                                                                                                                                                                                                                                                                                them.

The command latch circuit the timing control them.

The commands and controls the circuit 25

them.

The commands and control circuit 25

The commands and control circuit 27

The commands and control circuit 27

The command the address control circuit 27

The command the address control circuit 25

The command control circuit 21

The command latch circuit 21

The co
                                                                                                                                                                                                                                                                                                                                                                    latched commands, and controls the timing continuit and controls the timing continuit and the address control man timing control and the address control and the circuit circuit and the address recording recording to the decording recording to the decording to t
                                                                                                                                                                                                                                                                                                                                                                                                       according to the decoding results. The timing signals various timing
                                                                                                                                                                                                                                                                               counter 34.
                                                                                                                                                                                                                                                                                                                                                                                                                         control circuit 22 generates various timing signals to the control circuit and the command latch circuit the control denorated timing signals to the control of the control denorated timing signals to the control of the control denorated timing signals to the control of the control denorated timing signals to the control of the control denorated timing signals to the control of t
                                                                                                                                                                                                                                                                                                                                                                                        according to the decoding results.
                                                                                                                                                                                                                                                                                                                                                                                                                                          under the control of the command latch circuit the under the control of the command rhe memory core and supplies control circuit 23.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                memory core control circuit the x array 29 the TIN

memory core control controls array 29 the TIN

control circuit 23 controls array 29 the TIN

decoder 28 the memory cell array 29 the TIN
                                                                                                                                                                                                   15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      decoder 28, the memory cell according to the received according to the received according to the received to the received to the memory cell array 29, the received according to the received the received array 29, the received array 29, the received the
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     control circuit 23 controls the x decoder 110 the recontrol circuit 23 controls array 29, the recontrol the memory cell array are decoder 21, the memory cell array are decoder circuit and are decoder 21, the control circuit are decoder 21, the control circuit and are decoder 21, the control circuit are decoder 21, the circuit are decoder 21, the control circuit are decoder 21, the circuit are decoder 21, th
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 and supplies the generated 23.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Just address latch circuit 24 receives an the address latch circuit and the addre
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              The address latch circuit 24 receives an latches and latches the device, and ress and ress the the device, and ress and ress from the exterior nrovision to the address from address for nrovision to the address from the received address for nrovision to the receives an address and ress and ress and latches and ress and latches and ress and latches and latches and latches and ress and latches and ress and latches and
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               address from address the address control circuit the received address the received circuit.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    the received address for provision to the address to rount of the address the address circuit the received address selecting circuit address selecting the address selecting the
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     selecting circuit 26.

The address circuit 21.

The command latch circuit 21.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   timing signals.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          25 controls the address selecting circuit 21.

the control of the circuit as the control of the circuit as the control of the 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           the control of the circuit address selecting from the address address address address external address from the circuit
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             address selecting circuit the address latch circuit address latch circuit address latch circuit the address latch circuit the address latch circuit address latch circuit the address latch circuit ad
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  30
```

a memory cell refresh address from the memory cell address counter 33, and a dummy cell refresh address from the dummy cell address counter 34. The selected address is supplied to the X decoder 27 and the Y decoder 28.

5

10

The X decoder 27 decodes an X address (row address) supplied from the address selecting circuit 26, and selectively activates a specified word line. The address selecting circuit 26 decodes a Y address (column address) supplied from the address selecting circuit 26, and selectively activates a specified column selecting line. This achieves access to a memory cell of the memory cell array 29 at the specified word and column.

The I/O control circuit 30 supplies data to the exterior of the device as it is read from the memory cell array 29. The I/O control circuit 30 also supplies data to the memory cell array 29 as it is supplied from the exterior of the device.

20 The memory cell refresh timer 31
determines the refresh timing of memory cells. The
memory cell refresh timer 31 measures a
predetermined time period to order the refreshing of
memory cells at the predetermined intervals. In
25 response to the refresh instruction from the memory

response to the refresh instruction from the memory cell refresh timer 31, the memory cell address counter 33 generates refresh addresses, which are then supplied to the address selecting circuit 26.

The dummy cell refresh timer 32 determines the refresh timing of dummy cells. The dummy cell refresh timer 32 measures a predetermined time period to order the refreshing of dummy cells at the predetermined intervals. In response to the refresh instruction from the dummy cell refresh timer 32,

35 the dummy cell address counter 34 generates refresh addresses, which are then supplied to the address selecting circuit 26.

```
The dummy cell refresh timer formale remised
The dummy cell refresh timer 32 is a time to the characterietics and the characterietics to the characterietics to the characterietics and the characterietics to the characterietics t
             circuit which measures based on the characteristics and the amount of stored electric
                          for stable operations based on the characteristics a circuit for dummy cells another tial).
                                                      cnarge (written potential). Fig. 5 is a circuit dummy charge (written potential) construction of the dummy diagram showing a general construction of the dummy charge (written potential).
                                                                                                                                                                                                                          The dummy cell refresh timer 32 of Fig. 5
                                                                                                 The dummy cell refresh timer 32 of Fig. 5

The dummy of inverters 41 are inverters 41 are inverters 41 are inverters 41 are of counter circuits 42.
                                           or auminy (written potential).
                                                                                                                             or counter in series, together.

or connected connected connected end being connected together.
                                                                                                                                          connected in series together oscillator oscillator end being connected together end being connected together the ring oscillator osc
                                                                         cell refresh timer 32.
                                                                                                                                                                                                                                                                                                                                                                                                   ed coverner oscillator oscillates at this ring oscillator
                                                                                                                                                                    ring oscillator. frequency of the oscillating signal.

ring oscillator. frequency of the oscillating a predetermined frequency of the oscillating and the oscillating a predetermined frequency of the os
                                                                                                                                                                                   a predetermined frequency of the oscillating signal.

a predetermined frequency of the oscillating armienency the oscillating armienency of the oscillating 
                                                                                                                of counter circuits 42.
                                                                                                                                                                                                42 divide the circuit of the number of the counter naturate of the number of the counter naturate of the number of the counter naturate of the number of the
                                                                                                                                                                                                                                                                                                                                                               r clrcult 42 acnleves 1/2-frequency of the counter Adjustment of the acnleves Adjustment of the acnleves Adjustment of the acnleves acnleves the acnleves acnleves the acnleves acnleves the acnleves acnleves acnleves the acnleves acnleves
                                                                                                                                                                                                                          division. Adjustment of the cycle the oscillating the cycle the oscillating all circuits timer 32.
                                                                                                                                                                                                                                          circuits timer 32. rind oscillator may be controlled the frequency of the dummy cell
                                                                                                                                                                ring oscillator.
                                                                                                                                                                                                                                                       refresh timer the number of the inverters 41.
                                                                                                                                                                                                                                                                                                                                                                                                                         and the number of the inverters and the dummy cells and the number of cells and the first cells and the since the memory and anarographic formation and characteristics.
                                                                                                                                                                                                                                                                    Since the memory cells and the dummy cells the since the memory and retaining data in the capacitances for retaining data in the have different remuired for refresh intervals
                                                                                                                                                                                                                                                                                                               have different capacitances and characteristics; the the talances and characteristics; the intervals for retaining data intervals for refresh intervals required from the refresh intervals refresh intervals aiffer from the refresh relia may differ from the refresh reliable from the reliable from the refresh reliable from the 
                                                                                                                                                                                                                                                                                                                            refresh intervals required for retaining data in the refresh intervals differ from the notential in the memory cells may differ the set notential required for retaining the set notential in the memory required for retaining the set notential in the set notentia
                                                                                                                                                                                                                      division.
                                                                                                                                                                                                                                                                                                                                           memory cells may differ from the refresh interval the set potential in refresh the set potential refresh the set potential refresh the memory cell refresh the memory cells may differ the set potential refresh the memory cells may differ the set potential in the
                                                                                                                                                                                                                                                                                                                                                      required for retaining the set potential in the memory counter 33 mg the memory cells. Accordingly cell address counter dummy cells the memory timer 31 and timer
                                                                                                                                                                                                                                                                                                                                                                     dummy cells. Accordingly the memory cell refresh intervals.

dummy cells. Accordingly cell address intervals.

the memory refresh intervals.

timer 31 and denerate different refresh intervals.
                                                                                                                                                                                                                                                                                                                                                                                timer 31 and the memory cell address counter 33 m.

timer 31 and the memory cell refresh rimer 32 outroit.

The dummy cell refresh rimer 32 outroit.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          generate different refresh timer 32 outputs a me dummy cell refresh timer .....
                                                                                                                                                                                                             20
                                                                                                                                                                                                                                                                                                                                                                                                                The dummy cell refresh timer 32 outputs for the command latch the command latch the command the dummy cell address counter 34 signal EN, which is dummy cell address counter 34 circuit 21 and the dummy cell address counter 34 circuit
                                                                                                                                                                                                                                                                                                                                                                                                                             signal EN, which is supplied to the command latch the command latch
                                                                                                                                                                                                                                                                                                                                                                                                                                        circuit 21 and the dummy cell address counter 34.

circuit 21 and the signal EN, selecting circuit and the signal the address selecting circuit received the controls the control of the control of
                                                                                                                                                                                                                                                                                                                                                                                                                                                       Having received the signal EN, the command circuit 26 the address control circuit 25.

Raving received the address control circuit 25.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     In response
                                                                                                                                                                                                                                                                              25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    through the address control circuit 25. the dummy the address control the dummy the address from the dummy cell refresh address from the dummy cell refresh
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    circuit 21 controls the address selecting circuit 26 control circuit 27 control circuit 2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 the address selecting circuit 26 selects the dummy the dummy cell address from the dummy cell address cell refresh address
                                                                                                                                                                                                                                                                                                                                                    30
```

```
counter 34.
                                                                                                           counter 34.

successively increments the dummy cell refresh

raciniting in the dummy cell refresh

not in the dummy cell refresh
                                                                                                        address, resulting in the dummy cell street of dummy cells
                                                                                                     being successiving in the when the semiconductor memorv device is
                                                                                               being When the semiconductor memory device is receiving node where
                                                                                            being to block the command latch signal EN at its receiving node where
                                                                                      the signal EN is received from the diagram

or block
the signal EN is received from the dummy cell

or the signal EN is received from the dummy cell
                                                                                   retresh timer st.
signal EN according to the circuit that blocks the
                                                                                signal EN according to the access tate.
                                                                          51 and 52 The Circuit of Ates 53 and NAND gates 53 through 57. Inverter, onstitute a first latch.
                                                                                                           The circuit of the access state.

The circuit of Fig. 6 includes

The circuit of Fig. 6 includes
                                                                        Sland Sland Sland NAND Gates Sland Make Un a
                                                                    gates 53
and the NAND 54 together constitute
second latch
The NAND mate 57 together make up a
nironit
                                                           15
                                                                  second latch. The NAND gate 55 is the make up of the sinn that the sinn
                                                              second portion latch.
The NAND gate 55

receives at one block the signal EN.
                                                            Portion
The NAND sate controls

EN from the first latch. and receives. at the signal to there
                                                         The NAND

EN from the 55 receives,

indicative of an access state of
                                                      EN from the input, a signal Ac is to access the other signal Ac is toward at the signal Ac is toward at the of the time
                                                   the memory device. Indicative of an access state of the time
                                                 of access operations.
                                           ^{r_{eq}}u_{es_{t}} _{s_{i}g_{n_{a_{i}}}} _{E_{N}}.
                                                                           The first latch temporarily stores the
                             25
                                    of precharging the signal the end of dummy cells should be delayed of the signal the memorial than the memorial than the memorial than the memorial transfer of the signal transfer of 
                                 of precharging of dummy cells should be accessed. Since the sional AC is LOW
                                                                    When the signal EN is asserted, the start
                               is currently accessed.
                           \begin{array}{c} t_{s} c_{ur_{tent_{ly}}} \\ i_{n} t_{he} c_{lv_{ly}} \\ t_{hrough} t_{he} s_{cesseq}. \\ \\ t_{he} v_{AND} \\ c_{ate} s_{signal} \\ c_{ase} \\ t_{he} \\ s_{tate} \end{array}
              30
                         through the NAND gate 55.
                     of the signal EN gate 55.

when as held by the first latch.

"Omage to
                                                                                                     Since the signal AC is LOW
               the signal Ac access to the memory resulting in the signal FN heing latched by
            the signal to the NAND gate of the NAND gate of the NAND gate. The NAND gate of the NAND gate. The NAND gate. The Signal EN being latched by signal end of the signal.
                                                When access to the memory comes to an end,
          the second latch through the NAND gate.
35
                                                                                                        In this case, the state
      the second

EN is further output through the NAND

O'I TONIST 21 this the inverter 52. I
    EN is further output through the inverter of thus receives a precharge
```

```
Here, a signal PRE
             instruction for dummy cells.

Here, a signal partity

Here, a signal partity

temporarily

the second latch by arraes oneration

serves to reset the the and of an arraes oneration

serves to reset to the the and of an arraes oneration

serves to reset to the the and of an arraes oneration

serves to reset to the the and of an arraes oneration.
                          serves to LOW 1 is a hinch diagram enough of the second later and access operation.
                                                                                                                                                                             to LOW at the end of an access operation.

to Iow at the block momor.
instruction for dummy cells.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     In Fig. 1, the
                                                      embodiment of the present invention
                                                                                 according to the present invention. The thereof will he same elements as and a description the same numerals.
                                                                                                same elements as those of Fig. 4 are referred will be thereof will be and a description thereof will be the same numerals, and a description thereof.
                                                                      embournent of the present right according
                                                                                                                                                                                                                                                                   A semiconductor memory device 20A of Fig.
                                                                                                                                        A semiconductor memory device 20A of the the dummy cell

A semiconductor memory which replaces timer 35, which dummy cell

A semiconductor memory which the dummy cell

a refresh timer 31 and the dummy cell

includes a refresh timer 31 and the memory cell
                                                                                                                                                       includes a refresh timer 31 and the dummy cell memory cell refresh timer 31 and the functions in memory cell refresh timer 32 his normal name to the final contract of the con
                                                                                                                                                                    memory cell refresh timer 31 and the functions in the combining their first combining of the first refresh timer 32 by device 20 of the first refresh timer memory device 20 of the first refresh timer 32 by combining the first refresh timer 32 by combining the first refresh timer 32 by combining the first refresh timer 31 and the functions in the first refresh timer 32 by combining the first refresh timer and th
                                                                                                                                                                                    refresh timer and memory rid A semiconductor enough in rid A semiconductor memory rid A semiconductor memory rid A semiconductor enough rid A semiconductor enough rid A semicondiment enough rid A semiconductor 
                                                                                                                                                                                                              embodiment showing an example of the rin a include a diagram showing arefresh timer as now the refresh timer as not refresh timer as no
                                                                                                                                                                                                                                                                                                                                                                 nowing an example of the refresh includes a nowing an example of the refresh includes a nowing refresh timer a nowing refresh timer a nowing refresh timer and a nowing refresh timer a
                                                                                                                        omitted.
                                                                                                                                                                                                                                        The refresh timer 35 of Fig. 8 includes a timer 35 of Fig. 8 includes a timer 35 of Fig. 8 includes a timer with timer 35 of Fig. 7 timer dummy 54.

The refresh timer 35 of Fig. 8 includes a timer unit 54.

The refresh timer 35 of Fig. 8 includes a timer unit 54.

The refresh timer 35 of Fig. 8 includes a timer unit 54.

The refresh timer 35 of Fig. 8 includes a timer unit 54.
                                                                                                                                                                                                     embodiment shown in Fig. 4.
                                                                                                                                                                                                                                                                     53, and a memory cell counter memory counter counter of counter unit 54. The dummy cell counter of counter circles and the memory of counter circles and the memory of counter circles and counter unit 53 and the memory of counter circles and counter unit 54. The dummy cell counter circles and the memory of counter unit 54. The dummy cell counter unit 54.
                                                                                                                                                                                                                                                                                  cell counter unit 53 and the memory cell counter with series. With the memory counter unit 53 and the memory of counter with series. With are connected in series. With the memory cell counter unit 53 and the memory cell counter with series with are connected in series. With are connected in series.
                                                                               20
                                                                                                                                                                                                                                                          plurality or inverters counter unit 54.

plurality a memory cell conter momors con 53, and a memory cell conter momors con the moment con the content to the
                                                                                                                                                                                                                                                                                                                                                                 54 each include a plurality of counter clrcults with rhe inverters the tail and hairs connected in series.
                                                                                                                                                                                                                                                                                                                 The inverters blaze end being connected to ring registers

tail end peing ring registers

tail end and the tail that are the head thereof the tail 
                                                                                                                                                                                                                                                                                                                                the head end and thereby conscillates at a predetermine together, oscillator oscillator oscillates at a predetermine
                                                                                                                                                                                                                                                                                                                                           together, thereby constituting at a predetermined and the dummy cell counter unit 53 and 55 cells are unit 54 and 55 cells are unit 55 ce
                                                                                                                                                     15
                                                                                                                                                                                                                                                                                                                                                          This ring oscillator oscillates at a predetermined counter unit 53 and requency, cell counter unit 54 divide the frequency the memory cell counter unit 54 divide the frequency.
                                                                                                                                                                                                                                                                                                                                                                        frequency, and the dummy unit one counter unit frequency of the memory of the oscillation signal.
                                                                                                                                                                                                                                                                                                                                                                                     the memory cell counter unit one counter the memory cell ating signal.

the memory oscillating division.

the the oscillating signal.

of the oscillating division.
                                                                                                                                                                                                                                                                                                                                                                                                    of the oscillating signal.

One counter circuit 52

One counter circuit 52

One counter circuit 52

One counter circuits 52

Control the counter circuits 52

One counter circuit 53

One counter circuit 54

One counter circuit 55

One counter circuit 54

One counter 
                                                                                                                                                                                                                                                                                                                                                                                                               achieves of the counter circuits the dummer cell refresh curle and the number cell refresh curle and the number cell refresh curle and the dummer cell refresh curle and the dum
                                                                                                                                                                                                                                                                                                                                                                                                                               number of the counter cycle and the a need to set the may be a need to set the memory to detail
                                                                                                                                                                                                                         20
                                                                                                                                                                                                                                                                                                                                                                                                                                                           cycle. In detail, there may be a need to set the instruction of the refresh than the intervals of the the than the intervals of the theorem.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        intervals of the refresh the intervals of the dummy cells shorter circulation signal EN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       refresh instruction signal for memory cells. 52 in the number of the counter ne get to noi the the human cell counter unit this dumman cell counter the
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     dummy cells shorter than the intervals of the dummy cells shorter than signal for memory circuits refresh instruction of the counter circuits
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  this end, the number of the counter unit 53 may be set to n-i
                                                                                                                                                                                                                                                                                                                                                                                                                                       35
```

whereas the number of the counter circuits 52 in the memory cell counter unit 54 is set to n.

The second embodiment as described above consolidates two timer circuits into one, thereby reducing chip size and production costs.

5

10

25

Fig. 9 is a block diagram showing a third embodiment of a semiconductor memory device according to the present invention. In Fig. 9, the same elements as those of Fig. 4 are referred to by the same numerals, and a description thereof will be omitted.

A semiconductor memory device 20A of Fig. 7 includes a refresh timer 36, which replaces the memory cell refresh timer 31 and the dummy cell refresh timer 32 by combining their functions in the semiconductor memory device 20 of the first embodiment shown in Fig. 4. Further, the memory cell address counter 33 and the dummy cell address counter 34 are consolidated into an address counter 20 37.

In the third embodiment, the timer circuit for measuring refresh intervals and the address counter circuit are shared by the dummy cell system and the memory cell system. With this provision, the refreshing of memory cells is performed at

addresses specified by the address counter 37, and, at the same time, the refreshing of corresponding dummy cells is performed. Namely, when memory cells are refreshed, the dummy cell is also refreshed at the same operation cycle as shown in the operation

30 the same operation cycle as shown in the operation timing of Fig. 3.

Fig. 10 is a circuit diagram showing an example of the address counter 37.

The address counter 37 of Fig. 10 includes 35 a plurality of counter circuits 61 connected in a cascade series, with the counter circuit 61 at the top receiving the instruction signal EN from the

refresh timer 36. The outputs of the counter circuits 61 obtained in parallel are supplied as a refresh address. The refresh address is counted up one by one each time the instruction signal EN is input. In this configuration, the low-order (1+1) bits represent a word line selecting address, and the high-order (j-1) bits represent a block selecting address. Namely, a shift to the next block is made when the refresh operation is completed with respect to all the word addresses in

completed with respect to all the word addresses in a given block by refreshing word lines one after another. In the next block, word lines will then be refreshed one after another.

Fig. 11 is a circuit diagram showing another example of the address counter 37.

5

35

The address counter 37 of Fig. 11 includes the counter circuits 61 connected in cascade series as in the construction of Fig. 10, with the outputs of the counter circuits 61 being obtained in

- parallel as a refresh address. In this configuration, however, the low-order (j-1) bits represent a word line selecting address, and the high-order (l+1) bits represent a block selecting address. In this configuration, thus, a shift to
- the next block is made when a given word address is refreshed in a given block, followed by the same word address being refreshed in the next block. This is repeated until the same word address is refreshed in all the blocks. Then, a return to the
- 30 first block is made, and the next word address is refreshed from the first block to the last block, which is then repeated.

Here, the term "block" refers to an area corresponding to each sense amplifier (each sense amplifier block).

Fig. 12 is an illustrative drawing showing the block configuration of a memory cell array.

In an example of Fig. 12, the semiconductor memory device is comprised of n blocks, i.e., block-1 to block-n. Each block includes a sense amplifier (sense amplifier block) 71, a dummy cell 72, a memory cell 73, a word decoder (X decoder) 74, word lines WL1 through WL(i), and a bit line BL. For the sake of simplicity of illustration, the bit line BL, the dummy cell 72, and the memory cell 73 are shown as if only one of each is provided.

- In reality, however, a plurality of bit lines are provided, and a single dummy cell 72 and a plurality of memory cells 73 are connected to each of the bit lines. As shown in Fig. 12, one block corresponds to one sense amplifier 71. Each bit line extending
- from the sense amplifier 71 is connected to a corresponding dummy cell 72. Accordingly, each time a given word address is refreshed, the corresponding dummy cell 72 is refreshed once.
- When word line selecting addresses are

  counted up first as in the case of Fig. 10, the i
  word lines of the selected block are successively
  activated for refresh operations, followed by moving
  on to the next block. That is, a refresh operation
  is repeated i times on the same dummy cells before a

  refresh operation for next dummy cells (i.e., dummy
  cells in the next block) is performed. In other
  words, a new set of dummy cells are refreshed after
  the memory cells are refreshed i times.

When block selecting addresses are counted up first as in the case of Fig. 11, a word line of a selected address is activated for refresh operation in the first block, and, then, a word line of the same selected address is activated in the second block. After the word lines of the selected address are activated in all the blocks, a return to the first block is made, with the activation of a word line of the next selected address. Accordingly, a

new dummy cell is refreshed each time memory cells are refreshed.

As can be understood from the above description, the configuration that counts up the 5 block selecting address first as in the case of Fig. 11 is preferable in that it achieves a shorter refresh interval for each dummy cell. configuration, a time period required for refreshing memory cells n times is roughly equal to the refresh 10 interval of each dummy cell where n is the number of When word line selecting addresses are counted up first as in the case of Fig. 10, the time period required for refreshing memory cells i(n-1) times is roughly equal to the refresh interval of 15 each dummy cell where n is the number of blocks and i is the number of word lines in each block.

Fig. 13 is a circuit diagram of a circuit that generates signals for controlling word lines, dummy word lines, dummy cell precharging lines, and sense amplifiers. The circuit of Fig. 13 is provided in the memory core control circuit 23 shown in Fig. 9, for example.

20

25

The circuit of Fig. 13 includes a pulse generating circuit 81, delay circuits 82 through 84, a pulse generating circuit 85, delay circuits 86 through 88, and flip-flops 89 through 93. Fig. 14 is a timing chart for explaining the operation of the circuit of Fig. 13.

A signal \$0 shown in Fig. 14 is generated by the timing control circuit 22 of Fig. 9, for example. In response to a positive transition of the signal \$0\$, the pulse generating circuit 81 generates a pulse signal \$1\$. The pulse signal \$1\$ is successively delayed by the delay circuits 82 through \$4\$, thereby generating pulse signals \$2\$ through \$4\$. In response to a negative transition of the signal \$0\$, the pulse generating circuit 85

```
The pulse signal $5 is
                generates a pulse signal of the delay circuits as successively thereby the pulse signal of the pulse signal of the delay circuits as a pulse signal of the delay circiits as a pulse signal of the delay circuits as a pulse signal of
                                    Successively thereby generating pulse signals through da through da
                                                                                                                                                                                                                                                              The flip-flops 89 through 93 are set by
generates a pulse signal os.
                                                                                          corresponding ones hy other ones of the pulse signals of the pulse of the pulse of the ones of the ones of the ones of the pulse of the
                                                                                                           corresponding ones of the pulse of the pulse Ro

the pulse of the pulse Ro

other ones flin-flons

other and are reset by result.
                                                                                                                         other ones of the pulse 89 other ones of the pulse 89 other ones of the flip-flops 89 other the the flip-flops the precharge-contract the pulse 89 the precharge-contract the flip-flops and are reset by other ones of the pulse 89 other ones other ones of the pulse 89 other ones other one
                                                                                                                                             of through of through signal timing signal t
                                                                                                                                                                 through 93 generate a bit-line-precharge during the HIGH will be the high timing signal timing a word-line-control-timing period).
                                                                                                                                                                               timing signal to bus (no precharge during the HIGH period) to bus (no precharge during the HIGH period) to bus (no precharge during the HIGH period) period), and of word lines during the HIGH period), activation of word lines
                                                                                                                                                                                                     period), a word-line-control-timing the HIGH period), a period), a word-line-control-timing the HIGH period the HIGH period in the HIGH 
                                                              through $8.
                                                                                                                                                                                                                   (activation of word lines during the HIGH per during the HIGH per during signal to dwl the dwl dwl 
                                                                                                                                                                                                                                          dummy-word-line-control-timing signal today the HIGH word lines during the himing during the himing word lines aummy recharge control-timing dummy word lines aummy word lines a
                                                                                                                                                                                                                                                                         period) t dcp (precharge control timing signal to dcp signal a sense-amplifier control timing signal a sense-amplifier control to dcp signal a sense-amplifier control timing signal a sense-amplifier control timing signal a sense-amplifier control timing signal to dcp 
                                                                                                                                                                                                                                                     (activation of dummy-cell-precharge-time dummy-cell-precharge-time dummy-cell-precharge during the urcu nerical period); acr (nrecharge during the urcu nerical dummy-cell-precharge during the urcu nerical dummy-cell-precharge during the urcu nerical dummy-cell-precharge during the HIGH
                                                                                                                                                                                                                                                                                          signal todep (Precharge during the HIGH period the HIGH period
                                                                                                                                                                                                                                                                                                                 a sense-amplifier-control-timing during eignals the HIGH the Auring during eignals the HIGH the aignals the aignals the eignals there are amplifiers there aignals there are a three eignals the eignals t
                                                                                                                                                                                                                                                                                                                               (activation of sense amplifiers during the HIGH the precharging of memory cells
                                                                                                                                                                                                                                                                                                                                                period), respectively. cells (or read operations) and precharging of memory real precharging of dummy relief the dummy relief the precharging of dummy relief the dummy re
                                                                                                     20
                                                                                                                                                                                                                                                                                                                                                                    Precharging of memory cells (or read operations) as performed in a fining of dummy cells are performed in the operation timing of the precharging of shown in the operation timing of the precharging as shown in the operation timing the precharging as shown in the operation timing the precharging as shown in the operation timing the precharging as shown in the operations.
                                                                                                                                                                                                                                                                                                                                                                                    the precharging of shown in the precharging as shown the precharging as shown the similar with this provision.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           manner as snown in the present invention the present invention in the present in finish it with a provision of dummy cells to finish it with a precharging of dummy cells to finish it with a precharging of dummy cells to finish it with a precharging of dummy cells to finish the precharging of the present the present the precharging of the present the
                                                                                                                                                                                                                                                                                                                                                                                                                         Fig. 3. the precharging of dummy cells to finish it the present invention the present invention the present invention the present invention the precharging of dummy cells to finish it the present invention.
                                                                                                                                                                                                                                                                                                                                                                                                                                          controls the prechargined time period; the prechargined time precharging of precharging of precharging of precharging of precharging of dummy cells the prechargined time period; after a predetermined to precharging of precharging of dummy cells
                                                                                                                                                                                                                                                                                                                                                                                                                                                           after a predetermined time period, thereby achieving rhis

after a predetermined time precharding of dummy rhis

after a predetermined time precharding of precharding of intervals.
                                                                                                                                                                                          15
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               a constant time length of precharging of dummy short access intervals.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  rurther, the present invention is not variations but various variation from but various these embodiments, without departing from these may be made without departing from limited to these may be made without departing and modifications
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      limited to these embodiments, but various variations from be made without departing from limited to these embodiments, without departing from and modifications present invention.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   achieves a stable read operation.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            and scope of the present invention.
                                                                                                                                                                                                                                                                                                                                                                                  25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         30
```